


IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)
IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)
[Quick Links](#)
Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

 Your search matched **1** of **1064971** documents.

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or enter a new one in the text box.

☒ Check to search within this result set

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Using XML for representation and visualization of elaborated VHDL-models
Karayiannis, T.; Mades, J.; Schneider, T.; Windisch, A.; Ecker, W.;

VHDL International Users Forum Fall Workshop, 2000. Proceedings , 18-20 Oct 2000

Pages:83 - 87

[\[Abstract\]](#)
[\[PDF Full-Text \(656 KB\)\]](#)
IEEE CNF
Print Format
[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) | [Publications/Services](#) | [Standards](#) | [Conferences](#) | [Careers/Jobs](#)
IEEE Xplore®
 RELEASE 1.8

 Welcome
 United States Patent and Trademark Office

[Help](#) | [FAQ](#) | [Terms](#) | [IEEE Peer Review](#)
[Quick Links](#)
Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

 Your search matched **1** documents that contain **dynamic equation sets**

 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Results Key:
JNL = Journal or Magazine **CNF** = Conference **STD** = Standard

1 Using XML for representation and visualization of elaborated VHDL-models
Karayiannis, T.; Mades, J.; Schneider, T.; Windisch, A.; Ecker, W.;
 VHDL International Users Forum Fall Workshop, 2000. Proceedings , 18-20 Oct 2000

Pages:83 - 87

[\[Abstract\]](#) [\[PDF Full-Text \(656KB\)\]](#) **IEEE CNF**

Print Format

[Home](#) | [Log-out](#) | [Journals](#) | [Conference Proceedings](#) | [Standards](#) | [Search by Author](#) | [Basic Search](#) | [Advanced Search](#) | [Join IEEE](#) | [Web Account](#) | [New this week](#) | [OPAC Linking Information](#) | [Your Feedback](#) | [Technical Support](#) | [Email Alerting](#) | [No Robots Please](#) | [Release Notes](#) | [IEEE Online Publications](#) | [Help](#) | [FAQ](#) | [Terms](#) | [Back to Top](#)

Copyright © 2004 IEEE — All rights reserved

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE


[Membership](#) [Publications/Services](#) [Standards](#) [Conferences](#) [Careers/Jobs](#)
IEEE Xplore®
RELEASE 1.8

 Welcome
United States Patent and Trademark Office

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

Search

- ☐ By Author
- ☒ Basic
- ☐ Advanced

Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

Your search matched **10** documents.
 A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.
Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 A system-level simulation environment for system-on-chip design
Schneider, T.; Mades, J.; Windisch, A.; Glesner, M.; Monjau, D.; Ecker, W.;
ASIC/SOC Conference, 2000. Proceedings. 13th Annual IEEE International , 1 Sept. 2000

Pages:58 - 62

[\[Abstract\]](#) [\[PDF Full-Text \(404KB\)\]](#) IEEE CNF
2 IVE: an Internet based distributed VHDL environment
Yang, K.; Windisch, A.; Schneider, T.; Mades, J.; Glesner, M.; Ecker, W.;
ASIC/SOC Conference, 2000. Proceedings. 13th Annual IEEE International , 1 Sept. 2000

Pages:131 - 135

[\[Abstract\]](#) [\[PDF Full-Text \(556KB\)\]](#) IEEE CNF
3 An open VHDL-AMS simulation framework
Schneider, T.; Mades, J.; Glesner, M.; Windisch, A.; Ecker, W.;
Behavioral Modeling and Simulation, 2000. Proceedings. 2000 IEEE/ACM International Workshop on , 19-20 Oct. 2000

Pages:89 - 94

[\[Abstract\]](#) [\[PDF Full-Text \(380KB\)\]](#) IEEE CNF
4 A JAVA-based mixed-signal design environment
Mades, J.; Schneider, T.; Glesner, M.; Windisch, A.; Ecker, W.;
Integrated Circuits and Systems Design, 2000. Proceedings. 13th Symposium on , 18-24 Sept. 2000

Pages:301 - 306

[\[Abstract\]](#) [\[PDF Full-Text \(444KB\)\]](#) IEEE CNF
5 Using XML for representation and visualization of elaborated VHDL-models
Karayiannis, T.; Mades, J.; Schneider, T.; Windisch, A.; Ecker, W.;
VHDL International Users Forum Fall Workshop, 2000. Proceedings , 18-20 Oct. 2000

2000
Pages:83 - 87

[\[Abstract\]](#) [\[PDF Full-Text \(656KB\)\]](#) IEEE CNF

6 Gated clocks in RT-synthesis and simulation

Ecker, W.; Windisch, A.; Mades, J.; Schneider, T.; Ke Yang;

VHDL International Users Forum Fall Workshop, 2000. Proceedings , 18-20 Oct. 2000

Pages:59 - 63

[\[Abstract\]](#) [\[PDF Full-Text \(280KB\)\]](#) IEEE CNF

7 A new specification methodology for embedded systems based on the π -calculus process algebra

Forster, S.; Fischer, M.; Windisch, A.; Balser, B.; Monjau, D.;

Rapid Systems Prototyping, 2003. Proceedings. 14th IEEE International Workshop on , 9-11 June 2003

Pages:26 - 32

[\[Abstract\]](#) [\[PDF Full-Text \(461KB\)\]](#) IEEE CNF

8 Concept of a joint university/industry course for mixed-signal system-on-chip design

Mades, J.; Schneider, T.; Windisch, A.; Hollstein, T.; Becker, J.; Glesner, M.;

Microelectronic Systems Education, 2001. Proceedings. 2001 International Conference on , 17-18 June 2001

Pages:2 - 3

[\[Abstract\]](#) [\[PDF Full-Text \(224KB\)\]](#) IEEE CNF

9 An operational framework for the multi-lingual system simulation based on π -calculus

Windisch, A.; Monjau, D.;

Computer Science Society, 2001. SCCC 2001. Proceedings. XXI International Conference of the Chilean , 7-9 Nov. 2001

Pages:282 - 291

[\[Abstract\]](#) [\[PDF Full-Text \(1585KB\)\]](#) IEEE CNF

10 VHDL2HYPER-a highly flexible hypertext generator for VHDL mode

Ecker, W.; Heuchling, M.; Mades, J.; Schneider, C.; Schneider, T.; Windisch, Yang; Zarabaldi, M.;

Fall VIUF Workshop, 1999. , 4-6 Oct. 1999

Pages:57 - 62

[\[Abstract\]](#) [\[PDF Full-Text \(2180KB\)\]](#) IEEE CNF
